Coconut COde CONstructing User Tool

Christopher Kumar Anand Wolfram Kahl + McMaster students Robert Enenkel William O'Farrell





Award Winner

- 2017 IBM CAS Faculty Fellow of the Year
- 2018 IBM CAS Project of the Year
- why?
- highest ranking in internal IBM patent reviews
- dramatic acceleration of ML via instruction set/compiler co-optimization

Stephen Adams Konrad Anand Tanya Bouman Simon Broadhead Kevin Browne Shiqi Cao Kriston Costa Nathan Cumpson Curtis d'Alves Michal Dobrogost Lucas Dutton Saeed Jahed Damith Karunaratne

Students

Umme Salma Gadriwala Clayton Goes Gabriel Grant William Hua Yumna Irfan Yusra Irfan Fletcher Johnson Wei Li Stephanie Lin Nick Mansfield Mehrdad Mozafari

Adele Olejarz Jessica Pavlin Adam Schulz Anuroop Sharma Sanvesh Srivastava Wolfgang Thaller Gordon Uszkay **Christopher Venantius** Paul Vrbik Sean Watson James You Fei Zhao

We can write safe software. We can write fast software.



Sometimes we need both.

Performance = Parallelism

Cell BE

- 384-way ||ism
 - 4-way SIMD
 - 8-way cores
 - 6-times unrolling
 - double buffering



Roadmap

- SIMD Parallelism
 - extensible DSL captures patterns
- ¹/₂verification via graph transformation
- generated library shipping (Cell BE SDK 3.0)
- Multi-Core Parallelism
- model on ILP
- generation via graph transformation
- Inear-time verification
- **/**run time
- Distant Parallelism
- ∞verification via model checking

Karger's Scheduling: ExSSP Approximation: Approximation:

The Road to CoDesign

- Typical Math Function
- Lookups
- SIMD Lookup
- Accurate Table Method
- Exceptions
- New Instructions
- New New Instructions
- Sigmoid

SIMD



weird SIMD





- one arithmetic instruction
- in/out pointers + induction variable + hint

Typical Math Function



SIMD coefficient lookup



Step 2: Shuffle to replicate into other bytes.

xxxfffxx xxxfffxx xxxfffxx xxxfffxx

(C) 2007 IBM Corp.

SIMD coefficient lookup

Step 3: Select bits, put 0's before, byte index after.

000fff00 000fff01 000fff10 000fff11

Step 4: For each k=0,1,...,degree of polynomial Shuffle to get a[k] = coeff of x^k for each of 4 polynomials in parallel.



fff determines which of p0,...,p7 is selected 2007 IBM Corp.

Low Level DSI

- declarative assembly
- support functions
 - polynomial approximation
- table lookup in registers
 verify assertions @ compile time
- compile time computation **ExSSP**

SIMD patterns

user extensible



and f(x) is a piecewise order-three polynomial minimax approximation of $(x)^{1/3}$ on the interval [1, 2).

Warning: This function uses <u>divShiftMA</u> for fixed-point division. This is computation is inexact, but *cbrtAssert* tests all the values which can occur as a result of extracting the exponent bits for the input float. If you modify the code you must modify the assertion.

cbrtSPU :: forall $v \circ (SPUType v, HasJoin v) \Rightarrow v \rightarrow v$ cbrtSPU v = assert cbrtAssert "cbrtSPU" result where

Since we process the input in components, we cannot rely on hardware to round denormals to zero, and must detect it ourselves by comparing the biased exponent with zero:

denormal = ceqi exponent 0

and returning zero in that case

 $result = selb \ unsigned \ (unwrds4 \ 0) \ denormal$

We calculate the exponent and polynomial parts separately, and combine them using floating-point multiplication,

unsigned = **fm** signCbrtExp evalPoly

Insert the exponent divided by three into the sign and mantissa of the cube root of the remainder of the exponent division.

 $\begin{array}{l} \textit{signCbrtExp} = \textbf{selb } \textit{signMant} \\ (\textit{join \$ map} (\lambda f \rightarrow f\textit{expDiv3shift16 7}) \\ [\textbf{shli, rotqbii}]) \\ (\textit{unwrds4 \$ 2 \uparrow 31 - 2 \uparrow 23}) \end{array}$

Use the function <u>extractExp</u> to extract the exponent bits, dropping the sign bit, and placing the result into the third byte:

 $exponent = \underline{extractExp} \ 3 \ v$

- Literate Haskell
- *code* inside LaTeX
- machine ops

• patterns

coeffs = lookup8Word (22, 20) expCoeffs24bits v

Evaluate the polynomial on the fractional part.

 $evalPoly = \underline{hornerV}$ coeffs frac

Compile-Time Assertions

```
cbrtAssert :: Bool
cbrtAssert = List.and
[divMod \ i \ 3 \equiv extractDivMod \ (approxDiv3 \ bias \ i)
| \ i \leftarrow [expBias - 255 \dots expBias]]
where
bias :: Integer \rightarrow Val
bias \ i = unwrds4 \ \ i + expBias
extractDivMod \ w = case \ bytes \ w \ of
\_: v1 : v2 : \_ \rightarrow (v1 - expBias, div \ v2 \ 64)
\_ \qquad \rightarrow error "impossible"
```

- simulate special instructions interactively
- verify assertions @ compile time





fma	\$55,	\$47,	\$47,	\$12
shufb	\$37,	\$23,	\$24,	\$50
cflts	\$54,	\$31,	14	
shufb	\$38,	\$25,	\$26,	\$50
fnms	\$31,	\$10,	\$41,	\$42
hbr	jump	, \$4		
fma	\$53,	\$3,\$	51, \$	\$52
rotqbyi	\$42,	\$32,	0	
fma	\$51,	\$5,\$	40, \$	\$37
lqd	\$32,	0(\$33)	
fm	\$5, 8	\$47,\$	47	
rotqbyi	\$34,	\$33,	8	
selb	\$5O,	\$16,	\$48,	\$18
frest	\$37,	\$55		
fma	\$52,	\$46,	\$38,	\$45
rotqbii	\$38,	\$33,	2	
a	\$45,	\$54,	\$9	
shufb	\$40,	\$19,	\$20,	\$50
fm	\$3, 8	\$36, \$	46	
shufb	\$54,	\$14,	\$15,	\$50
rotmai	\$48,	\$45,	-14	
rotqbyi	\$46,	\$47,	0	
fi	\$36,	\$55,	\$37	
rotqbyi	\$45,	\$45,	0	
fnms	\$47,	\$7,\$	41, \$	\$31
shufb	\$35,	\$21,	\$22,	\$50
fma	\$40,	\$5,\$	54, 9	\$40
shufb	\$39,	\$27,	\$28,	\$50
csflt	\$41,	\$48,	0	
rotqbyi	\$54,	\$4, 0)	
fm	\$31,	\$32,	\$8	
rotqbii	\$48,	\$45,	2	
andbi	\$37,	\$49,	128	
rotqby	\$4, 8	\$4, \$3	8	
a	\$33,	\$33,	\$30	
shufb	\$49,	\$43,	\$43,	\$29
fnms	\$38,	\$55,	\$36,	\$13
shufb	\$30,	\$30,	\$30,	\$6
cgtbi	\$43,	\$48,	-1	
shufb	\$48,	\$44,	\$44,	\$17
fma	\$40,	\$5,\$	40, \$	\$35
stqd	\$53,	0(\$34	.)	
fnms	\$42,	\$11,	\$41,	\$42
xor	\$44,	\$45,	\$43	
xor	\$45,	\$39,	\$37	
lnop				
fma	\$36,	\$38,	\$36,	\$36
bi	\$54			

Instruction Scheduling

- Explicitly Staged Software Pipelining (ExSSP)
- Min-Cut to Chop into Stages
- Principled Graph Transformation
- supports control flow (MultiLoop)





- hide latency
- same length loop body





- c produced in later stage
- c used in earlier
 stage

Transformation

collapse assigned

nodes and edges become nodes

weight 1 production
edges
weight ∞
consumption edges
weight ∞
backwards edges

97% Optimal Schedules

- Cell SPU was a great machine
 - 128 registers
 - two pipelines
 - simple dispatch rules
 - in-order exection
 - complete, public documentation

McMaster - 2019 April 8

Challenges = Opportunities

- out-of-order execution
- complex dispatch rules
- not enough registers
- developed two other approaches:
 - based on Karger's min-cut
 - an "approximation algorithm"
 - based on continuous optimization

Multi-Core = ILP Take 2

Instruction Level	Multi-Core
Parallelism	Parallelism
CPU	Chip
Execution Unit	Core
Load/Store Instruction	DMA
Arithmetic Instruction	Computational Kernel
Register	Buffer / Signal

McMaster - 2019 April 8

The Catch: Soundness

- on CPUs hardware maintains OOE
 - instructions execute out of order
 - hardware hides this from software
 - ensures order independence
- in our Multi-Core virtual CPU
 - compiler inserts synchronization
 - soundness up to software
 - uses asynchronous communication

Asynchronous

no locks

- locking is a multi-way operation
- a lock is only local to one core
 - incurs long, unpredictable delays
- use asynchronous messages
 - matches efficient hardware

Async Signals

Multi-Core Language

Computation operation bufferList	do a computation with local data
SendData localBuffer remoteBuffer tags	start DMA to send local data off core
WaitData localBuffer tag	wait for arrival of DMAed data
WaitDMA tag	wait for locally controlled DMA to complete
SendSignal core signal	send a signal to distant core
WaitSignal signal	wait for signal to arrive

locally Sequential Program

index	core 1	core 2	core 3
1		long computation	
2	SendSignal $s \rightarrow c2$		
3		WaitSignal s	
4		computation	
5		-	SendSignal $s \rightarrow c2$
6		WaitSignal s	

- total order for instructions
 - easier to think in order
- send precedes wait(s)

NOT sequential

index	core 1	core 2	core 3
2	SendSignal $s \rightarrow c2$		
5			SendSignal $s \rightarrow c2$
·	second signal overla	ips the first, only on	ne registered
1		long computation	
3		WaitSignal s	
4		computation	
·	no signal is sent,	so the next WaitSig	nal blocks
6		WaitSignal s	

• can execute out of order

does NOT imply order independent

index	core 1	core 2	core 3
1		long computation	
5			SendSignal $s \rightarrow c2$
3		WaitSignal s	
		computation	
4		using	
		wrong assumptions	
2	SendSignal $s \rightarrow c2$		
6		WaitSignal s	

Linear-Time Verification

- must show
 - results are independent of execution order
 - no deadlocks
- need to keep track of all possible states
- linear in time = one-pass verifier
 - constant space
 - i.e. possible states at each instruction

Proof State

• state of buffers (valid, waiting for DMA, ...)

 records last instruction on core 1 known to complete before the last instruction on core 2 completing before instruction n

Algorithm

- maintain the state one instruction at a time
 - flag indeterminate states as errors

Proof

 show that any indeterminacy and/or deadlock would have been flagged

Impact

- no parallel debugging !!
- every optimization trick used for ILP can be adapted
- ready for algorithm "skeletons"
 - e.g. map, reduce
- enables optimization for power reduction:
 - replace caching with data in-flight

Memory Lookup

- good
 - scales to higher precision
 - uses other units
- bad
 - doesn't scale to wider SIMD

Accurate Table Method

- [] = round to floating point
- in each interval find

$$c = [c]$$

 $|1/c - [1/c]| \iff ulp$

loose very little precision on range reduction and restoration

Multiplicative Reduction Accurate Table

- unifies AT method
 - ▶ log, log1p, ...
 - ▶ exp, expm1, ...
- faster

Better

function	max error (ulps)
exp	1.55
exp2	1.66
expm1	1.80
exp2m1	1.29
log	1.78
log1p	1.79
log21p	1.11
$\log 2$	1.00
acosh	2.01
asinh	2.20
atanh	1.46

close to correctly rounded

Exceptions

- special case (e.g., log (-1))
- extra computation
- branch
- predication

Problems

hard to schedule

• exceptions slow and don't scale

Exceptions

all handled in-linespecial lookup values

function	normal > 0	subnormal > 0	$+\infty$	$-\infty$	± 0	< 0
recip	$\frac{2^{-e}}{c}, \frac{2^{-e}}{c}$	$\frac{2^{-e+52}}{c}, \ \left(\frac{2^{-e}}{c}\right)_{\text{saturated}}$	0, 0	0, 0	$0, \pm \infty$	$-rac{2^{-e}}{c}, \ -rac{2^{-e}}{c}$
sqrt	$rac{2^{-e}}{c}, \ rac{2^{e/2}}{c}$	$rac{2^{-e+52}}{c}, \ rac{2^{e/2}}{c}$	$0, \infty$	0, NaN	0, 0	0, NaN
rsqrt	$rac{2^{-e}}{c}, \; rac{2^{-e/2}}{c}$	$rac{2^{-e+52}}{c}, \; rac{2^{-e/2}}{c}$	0, 0	0, NaN	$0, \infty$	0, NaN
log2	$rac{2^{-e}}{c}, \ e + \log_2 c$	$\frac{2^{-e+52}}{c}, \ e-52 + \log_2 c$	$0, \infty$	0, NaN	$0, -\infty$	0, NaN
exp2	$c, \ 2^I \cdot 2^c$	0, 1	$0, \infty$	NaN, 0	0, 1	$c, 2^{-I} \cdot 2^c$

fmaX (extended fma)

$+_{ext}$	finite	$-\infty$	∞	NaN
finite	с	с	С	0
$-\infty$	с	с	0	0
∞	с	0	с	0
NaN	с	с	с	0

$*_{ext}$	finite	$-\infty$	∞	NaN
± 0	$\pm 0^{f}$	$\pm 0^{f}$	$\pm 0^{f}$	$\pm 0^{f}$
finite $\neq 0$	с	2	2	2
$-\infty$	$ -\infty^f$	$-\infty^f$	$-\infty^f$	$-\infty^f$
∞	∞^{f}	∞^f	∞^f	∞^f
NaN	NaN^{f}	NaN^{f}	NaN^{f}	NaN^{f}

overrideexceptions

- 1st argument extended
 - 12-bit
 - exponent
 - no subnormals

Bitflow (\log) table lookup count leading zeros 12 bit adds

Add Gather

- lots of processors have them
- use values in SIMD slots as indices
- reduces implementation cost
- reduces testing

Numbers of Gates

ForReduce

McMaster - 2019 April 8

$\frac{1}{1+e^{-x}}$

- used in ML (learning)
- uses exp + recip
- compiler-discoverable optimizations
 - merge -1 and $\log_2(e)$
 - fm + fa -> fma
 - many times faster

Less than Sum of Parts

- for functions like sigmoid
 - faster for all previous reasons
 - code is inlinable (no func overhead)

Conclusions

- new instructions
 - much faster
 - not too many gates
 - let's build it!
- context matters
 - software is still written by people
 - understanding their history helps