

```

module d_flipflop_async (input clk, input reset, input d,
    output reg Q);

    always @(posedge clk or posedge reset)
    begin
        if (reset == 1'b1)
            Q <= 1'b0;
        else
            Q <= d;
    end
endmodule

```

