

Component Editor

File Templates

Introduction | HDL Files | Signals | Interfaces | Component Wizard

▶ About Signals

	Name	Interface	Signal Type	Width	Direction
<input checked="" type="checkbox"/>	clk	clock	clk	1	input
<input checked="" type="checkbox"/>	address	avalon_slave_0	address	2	input
<input checked="" type="checkbox"/>	chipselect	avalon_slave_0	chipselect	1	input
<input checked="" type="checkbox"/>	byte_enable	avalon_slave_0	byteenable	2	input
<input checked="" type="checkbox"/>	write	avalon_slave_0	write	1	input
<input checked="" type="checkbox"/>	write_data	avalon_slave_0	writedata	16	input
<input checked="" type="checkbox"/>	SW	avalon_slave_0	export	2	input
<input checked="" type="checkbox"/>	HEX0	avalon_slave_0	export	7	output
<input checked="" type="checkbox"/>	HEX1	avalon_slave_0	export	7	output
<input checked="" type="checkbox"/>	HEX2	avalon_slave_0	export	7	output
<input checked="" type="checkbox"/>	HEX3	avalon_slave_0	export	7	output