


# Time-To-Market



Programmable Logic Device

Semi-custom


Full-custom

Gate array


Standard cell

**START**


Designers create layouts for basic components



Designers place the components, resulting in masks.



Designers provide the connections among components, which are translated to masks.




The masks are sent to the fabrication plant to produce ICs.



ICs are now ready to be tested/used.




Designers are provided with a library of predefined cells.




**START**

Designers choose cells, place and connect them, resulting in masks.



Designers provide the connections among cells, which are translated to masks.




The masks are sent to the fabrication plant to produce ICs.



ICs are now ready to be tested/used.




Designers are provided with a set of masks of predefined gates.



**START**


Designers provide the connections among gates, which are translated to masks.



The masks are sent to the fabrication plant to produce ICs.



ICs are now ready to be tested/used.



Time (weeks or months)

weeks or months

**START**

Designers obtain a premade chip, and program portions of the chip to execute the desired functionality.

