# Error State Simulation

To facilitate the incremental removal of errors, the first error state the algorithm encounters can be loaded into the simulator. This provides a graphical view of the error, which provides a better understanding of the error. This aids in its removal.
Simulating an error state:

1. For the counter example dialog, press button.

2. From the menu bar select Tools | Debug simulation

« Loading a CES for a Subsystem | Algorithms that do not Generate a Counter Example »